Abstract-This brief presents a 0.5-V 11-bit successive approximation register analog-to-digital converter (ADC) with a focus on self-calibration at a low supply voltage. The relationships among the noise of comparators, the resolution of a calibration digitalto-analog converter (DAC), and the overall ADC performance are studied. Analysis shows that the nonlinearity of a calibration DAC and a coupling capacitor has an insignificant effect. An ultralow-leakage switch is also described, and an improved process of measuring mismatch is proposed to alleviate the charge injection of a sampling switch. Fabricated in the 0.13-µm CMOS with an active area of 0.868 mm 2 , the ADC achieves a signal-to-noise-plus-distortion ratio (SNDR) of 62.12 dB and a spurious-free dynamic range of 73.03 dB at a 500-kS/s sampling rate. The power consumption is 39.9 µW.
I. INTRODUCTION E
NERGY-CONSTRAINED applications such as mobile devices, wearable medical equipment, wireless sensor networks, etc., require power-efficient analog-to-digital converters (ADCs) for a long life span. Meanwhile, a low-voltage ADC has been demanded by the continuous downscaling of the digital supply voltage for system-on-a-chip integration. In these applications, a successive approximation register (SAR) ADC is normally a dominant architecture due to its low power consumption and mostly digital characteristics [1] - [5] .
At the system level, various techniques have been presented to minimize the power consumption of a SAR ADC. Among these methods, decreasing the supply voltage is an effective way as the digital circuits' power makes up the main proportion of the total power consumption of a SAR ADC and as it benefits from supply voltage reduction dramatically. At a nearthreshold voltage, however, transistors in weak inversion result in a higher distortion and a lower bandwidth [2] . As a result, conventional analog circuit techniques encounter difficulties in ultralow-voltage design. A major limitation to the resolution of an ultralow-voltage SAR ADC is capacitor matching. However, a SAR ADC can incorporate additional calibration logic due to the downscaling of the CMOS technology. Several calibration techniques have been reported in [6] - [11] , whereas only few papers discuss the considerations of high-resolution sub-1-V ADCs with calibration. Improved results of the calibrations in [7] and [8] were reported with supply voltages above 1 V. The ADC in [9] works at a 0.5-V supply with an effective number of bits (ENOB) less than 10 bits after calibration.
An ultralow supply voltage introduces some additional serious challenges to a self-calibrated SAR ADC. The noise of the comparators plays more dominant roles in limiting the ADC's performance at a low voltage as compared with that at normal voltages. The improved performance due to the calibration is also significantly degraded because the measurement of the capacitor's mismatch is vulnerable to the leakage and charge injection of sampling switches.
This brief describes the prototype design of an 11-bit 500-kS/s SAR ADC with self-calibration at low voltages. The operation of the calibration procedure is discussed in Section II. In Section III, the noise of comparators and the overall ADC performance are studied. The requirements of the sampling noise, the DAC noise, and the nonideality of a calibration DAC are also discussed in Section III. In Section IV, challenges to the circuit design of an ultralow-voltage ADC with self-calibration are addressed, and several solutions are proposed. Measurement results are then presented in Section V, and the conclusion is given in Section VI. Fig. 1 shows the block diagram of a self-calibrated SAR ADC. The ADC consists of two comparators, an 10-bit main DAC (splitting into an 8-bit MSB DAC and a 2-bit LSB DAC), a 6-bit calibration DAC, SAR logic, self-calibration logic, adders, and static random access memory (SRAM). The architecture of the capacitor array is shown in Fig. 2 . To eliminate the gain error caused by parasitic capacitance, bottom plate sampling is employed. The scaling capacitor between the MSB and LSB arrays is chosen to be a unit scaling capacitor to avoid poor matching brought about by a fractional value. The unit scaling capacitor only leads to a gain error that is easy to calibrate [12] , instead of deteriorating the linearity.
II. SELF-CALIBRATION OF SAR ADC
Upon the power on of the ADC, the measurement of the mismatch is started by the control of the self-calibration logic. The measurement begins from the MSB capacitor in the MSB DAC and ends at the LSB capacitor. To begin with, all capacitors except for the capacitor that is ready for measurement 1549-7747 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. in the main DAC sample reference voltage V ref , and then, the charge is redistributed by reversing the switching configuration, resulting in a residual voltage that is closely related to the mismatch [6] . The calibration DAC then digitizes the residual voltage in SAR conversion making use of precise comparator Comp 2 . The digital code of the residual voltage is processed by adders and stored in on-chip SRAM; thus, the measurement of one capacitor's mismatch is accomplished. This procedure is repeated until the mismatch of the LSB capacitor in the MSB DAC is measured and stored. After the measurement of the capacitors' mismatch, normal conversion begins, and the mismatch measurement block is powered off. During normal conversion, the calibration DAC adjusts its connection according to the output of Comp 1 and the accumulation result of the data read from the SRAM. Effectively, the error voltage caused by the capacitors' mismatches is compensated by the calibration DAC, and the accurate successive approximation could be established.
III. DESIGN CONSIDERATION OF SELF-CALIBRATION
The calibration DAC, together with the comparator, measures the mismatch of capacitors in the main DAC before conversion and compensates for the error voltage during normal conversion. This section discusses the effect of noise and the nonideality of the calibration DAC.
A. Resolution of Calibration DAC
The resolution of the calibration DAC has a significant effect on both the mismatch measurement and normal conversion phases. Before the normal conversion phase, the calibration DAC, together with Comp 2 , measures the mismatch of each capacitor in the main DAC, and the latter compensates for the error voltage during normal conversion. A low-resolution calibration DAC cannot measure and compensate for the error voltage effectively; a precise calibration DAC can accurately calibrate, but extra circuit complexity and power consumption are introduced.
To calibrate effectively, the minimum compensation voltage should be less than 1/2 LSB. A larger compensation voltage would disturb the conversion process and deteriorate the overall performance. The coupling capacitor connecting the calibration DAC to the main DAC is 2C, as shown in Fig. 2 , which makes the calibration range weights about 16 LSB. Therefore, the compensation accuracy is 16/2 R LSB, where R is the resolution of the calibration DAC. For R = 5, the compensation accuracy is about 1/2 LSB, which would not effectively compensate for the error voltage and may even disturb the residual voltage during normal conversion. For R larger than 5, the minimum measurement and compensation voltage is 1/4 LSB or less, which can calibrate the capacitor mismatch effectively. In the design, a 6-bit calibration DAC is utilized since the simulation indicates that additional 1-2 bits help little but add extra circuit complexity and power.
B. Noise of Comp 1 and Comp 2
For an 11-bit SAR ADC at a 0.5-V supply, one LSB voltage is very small (about 488 µV), and the input-referred noise of Comp 1 and that of Comp 2 would degrade the ADC's performance dramatically. Therefore, how the two noise values deteriorate the ADC's performance should be analyzed carefully.
Since Comp 1 is connected to the output of the DAC in normal conversion, its noise can be viewed as part of the input signal. For the noise of Comp 2 , it introduces some errors to the measurement of the capacitors' mismatch, which causes incomplete compensation to the capacitor's mismatch in normal conversion. The noise of Comp 2 can be converted to a mismatch-induced error of the ADC by some ratio. Therefore, the relationship between the two noise values and the ADC's SNR can be described as
where V n,1 and V n,2 are the input-referred noise of Comp 1 and that of Comp 2 , respectively. Δ is the value of one LSB voltage, and k is the conversion factor from V n,2 to V ε (the mismatchinduced error).
In order to verify the analysis, a behavioral simulation of the SAR ADC based on self-calibration was performed. Fig. 3 
C. Noise From Sampling and DAC
In addition to the comparators' noise, the noise from sampling and that from the DAC are also critical. To ensure the accuracy of the ADC, the KT /C noise due to sampling should be smaller than the quantization noise as follows:
where P ns is the effective differential noise power due to sampling, and Δ is one LSB voltage. The noise P nd from the DAC is a little more complicated to calculate than the sampling noise. Take an N-bit SAR for example, as shown in Fig. 4 . C 0 is the unit capacitor, and C i = 2 i C 0 . C p is the parasitic capacitance on the top plate of the DAC array, and C S = ΣC i +C p . Taking into account the attenuation effect, the noise contributed by the switch connected to C k to the output node is
As the noise contributed by different DAC switches can be regarded as uncorrelated, the total differential noise power P nd from the DAC is
It can be calculated that, as the resolution of the ADC increases, finally, P nd approximates 3.22kT /C S . Therefore, the noise from the DAC will not exceed 3.22kT /C S .
To ensure successful conversion, both the sampling noise and the DAC noise should be smaller than quantization noise Δ 2 /12. In this design, the unit capacitor is 18 fF, and the total sampling capacitor C S is about 4.64 pF. It can be calculated that P ns and P nd are 1.86e-9 V 2 and 2.97e-9 V 2 , respectively, which are both smaller than the quantization noise (2e-8 V 2 ) and sufficient for the 11-bit resolution.
D. Effect of Nonideal Calibration DAC and Coupling Capacitor
The calibration DAC is connected to the main DAC via a coupling capacitor C Couple . First, assume that all the other capacitors are ideal except for coupling capacitor C Couple , which deviates from the ideal value, i.e., It can be observed that the deviation of C Couple introduces a gain error for the output voltage. When all the capacitors in the calibration DAC switch from GND to V ref , the error voltage becomes the largest, which is different from the ideal output by a factor of 1 + σ. According to the device mismatch reference table, with a unit capacitor of 18 fF and a careful layout, σ can be achieved not exceeding 2%. As the output of the calibration DAC covers ±16 LSB, the deviation contributes at most 0.32 LSB error voltage. Meanwhile, as the output voltages of the calibration DAC are applied through the same coupling capacitor during the mismatch measurement and normal conversion phases, the gain error introduced at the beginning will be canceled out during normal conversion. The inaccuracy of the coupling capacitor only affects the calibration range. Therefore, the mismatch of the coupling capacitor has a negligible effect on the performance.
It can be also derived that the nonlinearity of the calibration DAC has an insignificant effect on the performance of the ADC. Connected via the coupling capacitor, the output voltage of the calibration DAC is attenuated by a factor of C Couple /C Tot , where C Tot is equal to the sum of C Couple and all the other capacitors in the main DAC. In this design, C Couple /C Tot is 0.78%; thus, the error voltage of the calibration DAC is also attenuated by a factor of 0.78%. The nonlinearity of the calibration DAC is hence insignificant as long as it is less than 1/2 LSB.
IV. ULTRALOW-VOLTAGE CIRCUITS
At the circuit level, challenges for the self-calibrated ADC under an ultralow voltage lie in the leakage and charge injection caused by the sampling switch. As a result, some techniques are presented to mitigate these interferences.
For a SAR ADC operating at a low voltage, the on-resistance and off-leakage of the sampling switch have a significant effect on the sampling time and linearity [13] . For the selfcalibrated SAR ADC, the off-leakage also distorts the residual voltages during the measurement of mismatches and degrades the calibrated performance directly. An ultralow-leakage switch shown in Fig. 5 is proposed to mitigate the effect. By producing a boosted voltage in the on-phase and a negative voltage in the off-phase, the off-leakage can be decreased, and the on-conductance increased simultaneously. When the sampling clock is "1," the voltage at node N is a positive value about V th , and the voltage at node P is approximately 2V DD , which improves the on-conductance. As M 3 is a low-votlage-threshold field-effect transistor and due to the attenuation effect caused by parasitic capacitors, the positive voltage at node N is less than 200 mV; thus, even when the switch samples a low voltage, the source-body and drain-body junctions of M 1 and M 2 will not turn on. When the sampling clock switches from "1" to "0," the voltages at nodes N and P converge to a same negative level. This results in a negative off-voltage of about V th -V dd at both the gate and the bulk of transistors M 1 and M 2 , which increases the threshold voltage and makes the circuit better in off-leakage reduction than conventional voltage boosting. This technique is also used for the switch connected between V in and the bottom plate. Connecting the device in series is also employed in the proposed sampling switch to further reduce the leakage current [14] , [15] .
To reduce the charge injection effect, a differential sampling method is used instead of single-ended sampling [6] . After sampling, both the switches connected to V cm in the top and bottom arrays turn off. Since the two switches have the same size, the charges injected to the top and bottom arrays are nearly the same. Therefore, the offset caused by charge injection can be compensated effectively, and the impact is alleviated.
V. MEASUREMENT RESULTS AND DISCUSSION
The proposed SAR has been fabricated in the 0.13-µm CMOS technology. Fig. 6 shows the die microphotograph of the fabricated ADC with the notation of blocks. The core area occupies 1.24 mm × 0.7 mm. Fig. 7 shows the fast Fourier transform spectrum from the 11-bit measured raw data at a 500-kS/s sampling rate, and Fig. 8 provides the signal-to-noiseplus-distortion ratio (SNDR) and the spurious-free dynamic range (SFDR) versus the input frequency. The ADC draws 39.9 µW, and the measured SNDR is 62.12 dB, which translates to an ENOB of 10.03 bits. It can be observed that the SNDR curve stays relatively stable, which demonstrates that the proposed sampling switch works well over the input frequency range. Considering the widely adopted figure of merit (FOM) definition of
an FOM of 76.3 fJ/conversion step has been achieved. Table I summarizes the measured performance under different supply voltages of 400, 500, and 600 mV at different sampling rates. The peak ENOB is 10.07 bits under a 600-mV supply at 1 MS/s, and the minimum FOM is 67.3 fJ/conversion step under a 400-mV supply. The small variation of the SNDR shows that the proposed design exhibits reliable performance over different supply voltages.
VI. CONCLUSION
A 0.5-V 11-bit 500-kS/s SAR ADC incorporating selfcalibration has been demonstrated in this brief. The effects of the noise and nonlinearity of a calibration DAC on the performance are discussed. The effects of various design parameters on the performance of the self-calibrated ADC are discussed, and design parameters are optimized based on these analyses. Circuit design and considerations on the ultralowvoltage self-calibrated SAR ADC are also described. Fabricated in the 0.13-µm CMOS, the proposed ADC exhibits an ENOB of 10.03 bits and a 73.03-dB SFDR. With a power consumption of 39.9 µW, a FOM of 76.3 fJ/conversion step has been achieved.
